$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$
  
if  $\tau' \sqsubseteq C$ 

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$
  
if  $\tau' \sqsubseteq C$ 

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$
  
if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$ 

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$
  
if  $\tau' \sqsubseteq C$ 

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$
  
if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$ 

$$(\tau'_n \cdot \ldots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$
  
if  $\sigma = \tau(\tau_1, \ldots, \tau_n), \tau'_i \sqsubseteq \tau_i \text{ for } 1 \le i \le n \text{ and } |\tau \cdot S| \le M_{stack}$ 

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$
  
if  $\tau' \sqsubseteq C$ 

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$
  
if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$ 

$$(\tau'_n \cdot \ldots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$
  
if  $\sigma = \tau(\tau_1, \ldots, \tau_n), \tau'_i \sqsubseteq \tau_i \text{ for } 1 \le i \le n \text{ and } |\tau \cdot S| \le M_{stack}$ 

 $(\tau'_n \cdot \ldots \cdot \tau'_1 \cdot \tau' \cdot S, R) \xrightarrow{\text{invokevirtual } C.m.\sigma} (\tau \cdot S, R)$ if  $\sigma = \tau(\tau_1, \ldots, \tau_n), \tau' \sqsubseteq C, \tau'_i \sqsubseteq \tau_i \text{ for } 1 \le i \le n \text{ and } |\tau \cdot S| \le M_{stack}$ 

173-с

#### Another example

```
public class testclass {
   public testclass () { }
   public Class testfunction (String s) {
      Class c = s.getClass();
      return c;
   }
}
```

public java.lang.Class testfunction(java.lang.String); 1 stack slots, 3 registers

- $0: aload_1$
- 1: invokevirtual #2; //Method java/lang/Object.getClass:()Ljava/lang/Class;
- 4: astore\_2
- 5:  $aload_2$
- 6: areturn

#### Our analysis on this example

public java.lang.Class testfunction (java.lang.String); 1 stack slots, 3 registers // stack, R(0), R(1), R(2) //  $\epsilon$ , (testclass, String,  $\top$ ) // String, (testclass, String,  $\top$ ) aload\_1 0: invokevirtual #2; // Class, (testclass, String,  $\top$ ) 1:  $//\epsilon$ , (testclass, String, Class) 4:  $astore_2$ // Class, (testclass, String, Class) 5:  $aload_2$ 6: areturn

In case of several paths to a node, we need to compute least upper bounds  $\sqcup$ .

Comparison of abstract stacks:

$$T_1 \cdot \ldots \cdot T_n \sqsubseteq U_1 \cdot \ldots \cdot U_n \quad \text{iff} \quad T_i \sqsubseteq U_i \text{ for } 1 \le i \le n.$$
$$T_1 \cdot \ldots \cdot T_n \sqcup U_1 \cdot \ldots \cdot U_n = T_1 \sqcup U_1 \cdot \ldots \cdot T_n \sqcup U_n$$

Comparison of abstract register assignments:

$$R_1 \sqsubseteq R_2 \quad \text{iff} \quad R_1(i) \sqsubseteq R_2(i) \text{ for } 0 \le i < M_{reg}.$$
$$(R_1 \sqcup R_2)(n) = R_1(n) \sqcup R_2(n)$$

Comparison of abstract states

$$(S_1, R_1) \sqsubseteq (S_2, R_2)$$
 iff  $S_1 \sqsubseteq S_2$  and  $R_1 \sqsubseteq R_2$   
 $(S_1, R_1) \sqcup (S_2, R_2) = (S_1 \sqcup S_2, R_1 \sqcup R_2)$ 

Also  $\perp \sqsubseteq (R, S)$  and  $\perp \sqsubseteq (R, S) = (R, S)$ .

Initial abstract state:  $(S_{start}, R_{start})$  where  $S_{start} = \epsilon$  is the empty stack and  $R_{start}(0), \ldots, R_{start}(n-1)$  are the *n* arguments, and  $R_{start}(i) = \top$  for  $i \ge n$ 

If  $\pi : pc_1 \to pc_2$  is a path (possibly with loops) from  $pc_1$  to  $pc_2$  with corresponding instruction sequence  $I_1, \ldots, I_k$  and

$$(R_{i-1}, S_{i-1}) \xrightarrow{I_i} (S_i, R_i)$$

for  $1 \leq i \leq n$  then we write  $\pi : (S_0, R_0) \to (S_k, R_k)$ .

For every valid location pc we define

Merge Over All Paths (MOP):

 $\mathcal{S}[pc] = \bigsqcup\{(S, R) \mid \pi : (S_{start}, R_{start}) \to (S, R)\}$ 

177

#### Example

Suppose classes D and E are defined by extending class C, so that  $D \sqcup E = C$ .

	// Int, $(D, E)$
10: ifle 17	$// \ \epsilon, (D, E)$
13: $aload_0$	// D, (D, E)
14: goto 18	$// \epsilon, (D, E)$
$17: aload_1$	$//\ C, (D, E)$
18: areturn	

(According to our notation, C, (D, E) is the abstract state before the execution of the instruction at location 18.)

## Another example

	$//\epsilon$ , (Int, String)
9: iload_0	<pre>// Int, (Int, String)</pre>
10: ifle 17	// $\epsilon$ , (Int, String)
13: iload_ $0$	<pre>// Int, (Int, String)</pre>
14: goto 18	// $\epsilon$ , (Int, String)
17: $aload_1$	// T, (Int, String)
18: areturn	

The bytecode verification fails because the return value is of unknown type.

public	static int	factorial (int); $2 \text{ stack slots}$ , $2 \text{ registers}$
		$// \epsilon, (Int,  op)$
0:	iconst_1	// Int, (Int, $ op$ )
1:	$istore_1$	$//\epsilon, (Int, Int)$
2:	iload_0	<pre>// Int, (Int, Int)</pre>
3:	ifle 16	$//\epsilon, (Int, Int)$
6:	iload_1	<pre>// Int, (Int, Int)</pre>
7:	iload_0	$//$ Int $\cdot$ Int, (Int, Int)
8:	imul	<pre>// Int, (Int, Int)</pre>
9:	istore_1	$//\epsilon, (Int, Int)$
10:	iinc $0, -1$	$//\epsilon, (Int, Int)$
13:	goto 2	$//\epsilon, (Int, Int)$
16:	iload_1	<pre>// Int, (Int, Int)</pre>
17:	ireturn	

Other issues to be tackled in the full Java bytecode language:

- initialization of objects
- exception handling

# Typed Assembly Language (TAL) Morrisett et al.

- A generic approach to safe compiled code.
- Based on the concept of type safety.
- Use type preserving compilation to transform type safe source code to type safe compiled code.
- Can be combined with the idea of proof carrying code.

Deals with control flow safety: no jumps to arbitrary machine addresses.

Deals with control flow safety: no jumps to arbitrary machine addresses. Syntax of programs: We assume a fixed finite set of registers:

r ::=		registers
	r1     rk	
$\nu ::=$		operands
	n	integer
	1	label
	r	register

Deals with control flow safety: no jumps to arbitrary machine addresses. Syntax of programs: We assume a fixed finite set of registers:



Deals with control flow safety: no jumps to arbitrary machine addresses. Syntax of programs: We assume a fixed finite set of registers:

		•	$\iota ::=$		instructions
r ::=	r1     rk	registers		$r_d := \nu$	
$\nu ::=$	:=	operands		$ r_d := r_s$   if $r$ jump	$+\nu$ p $\nu$
	n	integer			•
	l	label	1 ::=		instruction sequences
	$\mid r$	register		$ \iota;I $	

Deals with control flow safety: no jumps to arbitrary machine addresses. Syntax of programs: We assume a fixed finite set of registers:



Operands other than registers are called values (i.e. registers and labels).

- Instruction sequences have an unconditional jump at the end, and other instructions before.
- As yet, no infinite memory (except for code).

- Instruction sequences have an unconditional jump at the end, and other instructions before.
- As yet, no infinite memory (except for code).

An example for computing product:  $\mathbf{r4}$  contains the return address

prod : r3 := 0;jump loop loop : if r1 jump do r3 := r2 + r3

The example has three instruction sequences, and a label corresponding to each of them.

loop: if r1 jump done; r3 := r2 + r3; r1 := r1 + -1;jump loop

done : jump r4

#### Evaluation: the TAL-0 abstract machine

- the abstract machine contains the code and data.
- an evaluation step changes the state (code and data) of the abstract machine.

(H, R, I) (I is the current instruction sequence being executed)

• A register file R maps each register r to some value (integer or label) R(r).

- A register file R maps each register r to some value (integer or label) R(r).
- A heap H is a partial map: H maps some labels l to heap values H(l).

- A register file R maps each register r to some value (integer or label) R(r).
- A heap H is a partial map: H maps some labels l to heap values H(l).

The previous example has three instruction sequences

 $I_1 = r3 := 0$ ; jump loop  $I_2 = if r1 jump done; r3 := r2 + r3; r1 := r1 + -1; jump loop$  $I_3 = jump r4$ 

We have the heap  $H_0 = \{ \mathsf{prod} \mapsto I_1, \mathsf{loop} \mapsto I_2, \mathsf{done} \mapsto I_3 \}.$ 

- A register file R maps each register r to some value (integer or label) R(r).
- A heap H is a partial map: H maps some labels l to heap values H(l).

The previous example has three instruction sequences

 $I_1 = r3 := 0$ ; jump loop  $I_2 = if r1 jump done; r3 := r2 + r3; r1 := r1 + -1; jump loop$  $I_3 = jump r4$ 

We have the heap  $H_0 = \{ \mathsf{prod} \mapsto I_1, \mathsf{loop} \mapsto I_2, \mathsf{done} \mapsto I_3 \}.$ 

The starting state of the machine is supposed to be of the form  $M_0 = (H_0, R_0, I_1)$ 

where  $R_0(r1) = n$  and  $R_0(r2) = m$  are integers and  $R_0(r4)$  is a label. A possible execution sequence: ...

As usual, we formalize this using evaluation rules.

As usual, we formalize this using evaluation rules.

$$\frac{H(\hat{R}(\nu)) = I}{(H, R, \text{ jump } \nu) \longrightarrow (H, R, I)} \text{ E-Jump})$$

where the lookup function  $\hat{R}$  returns the value corresponding to an operand:

 $\hat{R}(r) = R(r)$  $\hat{R}(n) = n$  $\hat{R}(l) = l$ 

The JUMP instruction loads a new instruction sequence which should then be executed.

(The machine is stuck if  $\hat{R}(\nu)$  is not a label.)

Otherwise, we consume one instruction from the current instruction sequence. The MOV and ADD instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I)$$
(E-Mov)

Otherwise, we consume one instruction from the current instruction sequence. The MOV and ADD instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I)$$
(E-Mov)

$$\frac{R(r_s) = n_1 \qquad \hat{R}(\nu) = n_2}{(H, R, r_d := r_s + \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto n_1 + n_2\}, I)}$$
(E-Add)

(The machine is stuck in the second case if  $R(r_s)$  or  $\hat{R}(\nu)$  is not an integer.)

189**-**a

The conditional jump instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \qquad H(\hat{R}(\nu)) = I'}{(H, R, \text{ if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \text{ (E-IfEq)}$$

.

The conditional jump instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \qquad H(\hat{R}(\nu)) = I'}{(H, R, \text{ if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \text{ (E-IfEq)}$$

$$\frac{R(r) = n \qquad n \neq 0}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I)} \text{ (E-IfNeq)}$$

(The machine is stuck if R(r) is not an integer or, in the first case, if  $\hat{R}(\nu)$  is not a label.)

I: r1 := 5; jump r1

I: r1 := 5;
 jump r1

Define instruction sequence I = r1 := 5; jump r1 and heap  $H = \{I \mapsto I\}$ . Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

 $(H, {r1 \mapsto 0}, I) \longrightarrow (H, {r1 \mapsto 5}, \text{ jump r1})$ 

I: r1 := 5;
 jump r1

Define instruction sequence I = r1 := 5; jump r1 and heap  $H = \{I \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R=\{\mathsf{r1}\mapsto 0\}$  we have the evaluation step

$$(H, {\mathsf{r1}} \mapsto \mathsf{0}, I) \longrightarrow (H, {\mathsf{r1}} \mapsto \mathsf{5}, \mathsf{jump r1})$$

The machine is now stuck: no further evaluation step is possible because **r1** stores an integer instead of a label.

I: r1 := 5;
 jump r1

Define instruction sequence I = r1 := 5; jump r1 and heap  $H = \{I \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

$$(H, {\mathsf{r1}} \mapsto \mathsf{0}, I) \longrightarrow (H, {\mathsf{r1}} \mapsto \mathsf{5}, \mathsf{jump r1})$$

The machine is now stuck: no further evaluation step is possible because r1 stores an integer instead of a label.

Hence to filter out such bad programs, we need to introduce typing rules.

Initial idea for a TAL-0 typing system: introduce two different types **Int** and **Code** for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : Int\}$ .

After the instruction r1 = 5 the register file type remains the same.

Then the second instruction jump r1 fails to type check because  $\Gamma(r1)$  is Int instead of Code.

Hence the code is rejected, as desired.

Initial idea for a TAL-0 typing system: introduce two different types **Int** and **Code** for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : Int\}$ .

After the instruction r1 = 5 the register file type remains the same.

Then the second instruction jump r1 fails to type check because  $\Gamma(r1)$  is Int instead of Code.

Hence the code is rejected, as desired.

Is this idea enough?

Consider the following code:

I: r1 := 5;r2 := I';jump r2

Label I' points to some other instruction sequence I'.

I = r1 := 5; jump r1 and heap  $H = \{I : I, I' \mapsto I'\}$ .

Should the above code be well-typed? After the first two instructions, the register file type will be  $\{r1 : lnt, r2 : Code\}$ , as it should be.

Answer: depends on I'...

Consider the code

I': jump r1;

Clearly the instruction sequence I' = jump r1 expects a label in r1 instead of an integer.

Hence the code at I is not well-typed.

#### Solution:

With each instruction sequence, associate a register file type that is expected at the beginning of that instruction sequence.

Secondly, enrich the notion of types. Instead of having a simple type Code for labels, we have types of the form  $Code(\Gamma)$  where  $\Gamma$  is a register file type.

We further choose a type **Top** which is the super type of all types.

In the previous example, the instruction sequence I' will have type

```
{r1: Code{r1: Top, r2: Top}}
```

The instruction sequence I' expects r1 to contain label to some instruction sequence (I) which expects both registers to contain "anything".

The instruction sequence I has type  $\{r1 : Top, r2 : Top\}$ .

After executing the first two instructions of I, the register file type becomes  $\{r1 : Int, r2 : Code\{...\}.$ 

Hence the jump instruction doesn't type check.

$\tau ::=$		operand types
	Int	integers
	$Code(\Gamma)$	labels
	Тор	"any" type

$\tau ::=$		operand types	$\Gamma ::=$	register file types
	Int	integers		$\{r1:  au_1, \dots, rk:  au_k\}$
	$Code(\Gamma)$	labels	$\Psi ::=$	heap types
	Тор	"any" type		$\{l_1: au_1,\ldots,l_m: au_m\}$

$\tau ::=$		operand types	$\Gamma ::=$	register file types
	Int	integers		$\{r1:  au_1, \dots, rk:  au_k\}$
	$Code(\Gamma)$	labels	$\Psi ::=$	heap types
	Тор	"any" type		$\{l_1:  au_1, \dots, l_m:  au_m\}$

Typing of operands

The type judgment

 $\Psi, \Gamma \vdash \nu : \tau$ 

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$\tau ::=$		operand types	$\Gamma ::=$	register file types
	Int	integers		$\{r1:  au_1, \dots, rk:  au_k\}$
	$Code(\Gamma)$	labels	$\Psi ::=$	heap types
	Тор	"any" type		$\{l_1:  au_1, \ldots, l_m:  au_m\}$

Typing of operands

The type judgment

 $\Psi, \Gamma \vdash \nu : \tau$ 

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

 $\Psi, \Gamma \vdash n : \mathsf{Int}$  (T-Int)

$\tau ::=$		operand types	$\Gamma ::=$	register file types
	Int	integers		$\{r1:  au_1, \dots, rk:  au_k\}$
	$Code(\Gamma)$	labels	$\Psi ::=$	heap types
	Тор	"any" type		$\{l_1:  au_1, \dots, l_m:  au_m\}$

Typing of operands

The type judgment

 $\Psi, \Gamma \vdash \nu : \tau$ 

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$$\Psi, \Gamma \vdash n :$$
Int (T-Int)  $\frac{l : \tau \in \Psi}{\Psi, \Gamma \vdash l : \tau}$  (T-Lab)

196-d

# $\Psi, \Gamma \vdash \boldsymbol{r} : \Gamma(\boldsymbol{r})$ (T-Reg)

# $\Psi, \Gamma \vdash \boldsymbol{r} : \Gamma(\boldsymbol{r})$ (T-Reg)

$$\frac{\Psi, \Gamma \vdash \nu : \tau \qquad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'}$$
(T-Sub)

197**-**a

## $\Psi, \Gamma \vdash \boldsymbol{r} : \Gamma(\boldsymbol{r})$ (T-Reg)

$$\frac{\Psi, \Gamma \vdash \nu : \tau \qquad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'} (\text{T-Sub})$$

where

 $\tau \sqsubseteq_{1} \tau \qquad \text{for every } \tau$   $\tau \sqsubseteq_{1} \mathsf{Top} \qquad \text{for every } \tau$   $\mathsf{Code}(\Gamma_{1}) \sqsubseteq \mathsf{Code}(\Gamma_{2}) \qquad \text{iff } \Gamma_{1}(r) \sqsubseteq_{1} \Gamma_{2}(r) \text{ for every register } r$ 

Top represents "any" type, hence can be replaced by any type.

Typing of instructions

The type judgment

 $\Psi \vdash \boldsymbol{\iota} : \Gamma_1 \to \Gamma_2$ 

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

Typing of instructions

The type judgment

 $\Psi \vdash \iota : \Gamma_1 \to \Gamma_2$ 

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash \mathbf{r_d} := \nu : \Gamma \to \Gamma \oplus \{\mathbf{r_d} : \tau\}} (\text{T-Mov})$$

Typing of instructions

The type judgment

 $\Psi \vdash \iota : \Gamma_1 \to \Gamma_2$ 

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash r_d := \nu : \Gamma \to \Gamma \oplus \{r_d : \tau\}} (\text{T-Mov})$$

$$\frac{\Psi, \Gamma \vdash r_s : \mathsf{Int} \quad \Psi, \Gamma \vdash \nu : \mathsf{Int}}{\Psi \vdash r_d := r_s + \nu : \Gamma \to \Gamma \oplus \{r_d : \mathsf{Int}\}} (\mathsf{T-Add})$$

The mov and add instructions modify the type of the destination register.

$$\frac{\Psi, \Gamma \vdash r_{s}: \mathsf{Int} \qquad \Psi, \Gamma \vdash \nu: \mathsf{Code}(\Gamma)}{\Psi \vdash \mathsf{if} \ r_{s} \ \mathsf{jump} \ \nu: \Gamma \to \Gamma} (\mathsf{T}\text{-}\mathsf{If})$$

Both branches of the if instruction must have the same type.

If the if condition fails then the next instruction is executed with register file of type  $\Gamma$ .

If the if condition succeeds then the jump should be to some instruction sequence which expects register file type  $\Gamma$ .

Typing of instruction sequences

The type judgment

# $\Psi: \boldsymbol{I}: \mathsf{Code}(\Gamma)$

means: under heap type  $\Psi$ , the instruction sequence I expects the register file to have type  $\Gamma$  at the beginning. Typing of instruction sequences

The type judgment

 $\Psi: \boldsymbol{I}: \mathsf{Code}(\Gamma)$ 

means: under heap type  $\Psi$ , the instruction sequence I expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \mathsf{Code}(\Gamma)}{\Psi \vdash \mathsf{jump} \ \nu : \mathsf{Code}(\Gamma)} (\text{T-Jump})$$

Typing of instruction sequences

The type judgment

 $\Psi: \boldsymbol{I}: \mathsf{Code}(\Gamma)$ 

means: under heap type  $\Psi$ , the instruction sequence I expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \mathsf{Code}(\Gamma)}{\Psi \vdash \mathsf{jump} \ \nu : \mathsf{Code}(\Gamma)} (\text{T-Jump})$$

$$\frac{\Psi \vdash \iota : \Gamma_1 \to \Gamma_2 \qquad \Psi \vdash I : \mathsf{Code}(\Gamma_2)}{\Psi \vdash \iota; I : \mathsf{Code}(\Gamma_1)} (T\text{-Seq})$$

200-b

Typing of register files, heaps, and machine states

$$\begin{array}{ccc} \Psi,\_\vdash R(\mathsf{r1}):\Gamma(\mathsf{r1}) & \dots & \Psi,\_\vdash R(\mathsf{rk}):\Gamma(\mathsf{rk}) \\ & \Psi\vdash R:\Gamma \\ \_ \text{ means that the register file type is irrelevant here} \end{array}$$

Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(\mathsf{r1}) : \Gamma(\mathsf{r1}) \qquad \dots \qquad \Psi, \_ \vdash R(\mathsf{rk}) : \Gamma(\mathsf{rk})}{\Psi \vdash R : \Gamma}$$

$$- \text{ means that the register file type is irrelevant here}$$

$$\frac{\forall l \in dom(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi}$$
(T-Heap)

 $dom(\Psi)$  is the set of labels in the domain of  $\Psi$ 

Typing of register files, heaps, and machine states

$$\begin{split} \underline{\Psi, \_} \vdash R(\mathbf{r1}) : \Gamma(\mathbf{r1}) & \dots & \Psi, \_ \vdash R(\mathbf{rk}) : \Gamma(\mathbf{rk}) \\ \Psi \vdash R : \Gamma \\ \_ \text{ means that the register file type is irrelevant here} \\ \\ \frac{\forall l \in dom(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi} (\text{T-Heap}) \\ dom(\Psi) \text{ is the set of labels in the domain of } \Psi \\ \\ \frac{\vdash H : \Psi \quad \Psi \vdash R : \Gamma \quad \Psi \vdash I : \text{Code}(\Gamma)}{\vdash (H, R, I)} (\text{T-Mach}) \end{split}$$

The last judgment means that (H, R, I) is a well-typed machine.