

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow[\text{if } \tau' \sqsubseteq C]{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot \tau' \cdot S, R) \xrightarrow{\text{invokevirtual } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau' \sqsubseteq C$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

## Another example

```
public class testclass {  
    public testclass () { }  
    public Class testfunction (String s) {  
        Class c = s.getClass();  
        return c;  
    }  
}
```

public java.lang.Class testfunction(java.lang.String); 1 stack slots, 3 registers

0: aload\_1

1: invokevirtual #2; //Method java/lang/Object.getClass:()Ljava/lang/Class;

4: astore\_2

5: aload\_2

6: areturn

## Our analysis on this example

```
public java.lang.Class testfunction(java.lang.String); 1 stack slots , 3 registers
// stack, R(0), R(1), R(2)
//  $\epsilon$ , (testclass, String,  $\top$ )
0:  aload_1           // String, (testclass, String,  $\top$ )
1:  invokevirtual #2; // Class, (testclass, String,  $\top$ )
4:  astore_2          //  $\epsilon$ , (testclass, String, Class)
5:  aload_2           // Class, (testclass, String, Class)
6:  areturn
```

In case of several paths to a node, we need to compute **least upper bounds**  $\sqcup$ .

Comparison of abstract stacks:

$$T_1 \cdot \dots \cdot T_n \sqsubseteq U_1 \cdot \dots \cdot U_n \quad \text{iff} \quad T_i \sqsubseteq U_i \text{ for } 1 \leq i \leq n.$$

$$T_1 \cdot \dots \cdot T_n \sqcup U_1 \cdot \dots \cdot U_n = T_1 \sqcup U_1 \cdot \dots \cdot T_n \sqcup U_n$$

Comparison of abstract register assignments:

$$R_1 \sqsubseteq R_2 \quad \text{iff} \quad R_1(i) \sqsubseteq R_2(i) \text{ for } 0 \leq i < M_{reg}.$$

$$(R_1 \sqcup R_2)(n) = R_1(n) \sqcup R_2(n)$$

Comparison of abstract states

$$(S_1, R_1) \sqsubseteq (S_2, R_2) \quad \text{iff} \quad S_1 \sqsubseteq S_2 \text{ and } R_1 \sqsubseteq R_2$$

$$(S_1, R_1) \sqcup (S_2, R_2) = (S_1 \sqcup S_2, R_1 \sqcup R_2)$$

Also  $\perp \sqsubseteq (R, S)$  and  $\perp \sqcup (R, S) = (R, S)$ .

**Initial abstract state:**  $(S_{start}, R_{start})$  where  $S_{start} = \epsilon$  is the empty stack and  $R_{start}(0), \dots, R_{start}(n-1)$  are the  $n$  arguments, and  $R_{start}(i) = \top$  for  $i \geq n$

If  $\pi : pc_1 \rightarrow pc_2$  is a path (possibly with loops) from  $pc_1$  to  $pc_2$  with corresponding instruction sequence  $I_1, \dots, I_k$  and

$$(R_{i-1}, S_{i-1}) \xrightarrow{I_i} (S_i, R_i)$$

for  $1 \leq i \leq k$  then we write  $\pi : (S_0, R_0) \rightarrow (S_k, R_k)$ .

For every valid location  $pc$  we define

**Merge Over All Paths (MOP):**

$$\mathcal{S}[pc] = \bigsqcup \{(S, R) \mid \pi : (S_{start}, R_{start}) \rightarrow (S, R)\}$$



## Example

Suppose classes  $D$  and  $E$  are defined by extending class  $C$ , so that  $D \sqcup E = C$ .

```

// Int, (D, E)
10: ifle 17 //  $\epsilon$ , (D, E)
13: aload_0 // D, (D, E)
14: goto 18 //  $\epsilon$ , (D, E)
17: aload_1 // C, (D, E)
18: areturn
```

(According to our notation,  $C, (D, E)$  is the abstract state before the execution of the instruction at location 18.)

## Another example

```
          //  $\epsilon$ , (Int, String)
9:  iload_0    // Int, (Int, String)
10: ifle 17    //  $\epsilon$ , (Int, String)
13: iload_0    // Int, (Int, String)
14: goto 18    //  $\epsilon$ , (Int, String)
17: aload_1    //  $\top$ , (Int, String)
18: areturn
```

The bytecode verification **fails** because the return value is of unknown type.

```
public static int factorial (int ); 2 stack slots , 2 registers
```

```
                                //  $\epsilon$ , (Int,  $\top$ )  
0:  iconst_1                    // Int, (Int,  $\top$ )  
1:  istore_1                    //  $\epsilon$ , (Int, Int)  
2:  iload_0                     // Int, (Int, Int)  
3:  ifle 16                     //  $\epsilon$ , (Int, Int)  
6:  iload_1                     // Int, (Int, Int)  
7:  iload_0                     // Int · Int, (Int, Int)  
8:  imul                        // Int, (Int, Int)  
9:  istore_1                    //  $\epsilon$ , (Int, Int)  
10: iinc 0, -1                 //  $\epsilon$ , (Int, Int)  
13: goto 2                     //  $\epsilon$ , (Int, Int)  
16: iload_1                    // Int, (Int, Int)  
17: ireturn
```

Other issues to be tackled in the full Java bytecode language:

- initialization of objects
- exception handling

# Typed Assembly Language (TAL)

Morrisett et al.

- A generic approach to safe compiled code.
- Based on the concept of *type safety*.
- Use *type preserving compilation* to transform type safe source code to type safe compiled code.
- Can be combined with the idea of *proof carrying code*.

## A first language: TAL-0

Deals with **control flow safety**: no jumps to arbitrary machine addresses.

## A first language: TAL-0

Deals with **control flow safety**: no jumps to arbitrary machine addresses.

Syntax of programs: We assume a fixed finite set of **registers**:

$r ::=$  registers

$r_1 \mid \dots \mid r_k$

$\nu ::=$  operands

$n$  integer

$| l$  label

$| r$  register

## A first language: TAL-0

Deals with **control flow safety**: no jumps to arbitrary machine addresses.

Syntax of programs: We assume a fixed finite set of **registers**:

$r ::=$  registers  
 $r_1 \mid \dots \mid r_k$   
 $\nu ::=$  operands  
 $n$  integer  
 $l$  label  
 $r$  register

$\iota ::=$  instructions  
 $r_d := \nu$   
 $\mid r_d := r_s + \nu$   
 $\mid \text{if } r \text{ jump } \nu$



## A first language: TAL-0

Deals with **control flow safety**: no jumps to arbitrary machine addresses.

Syntax of programs: We assume a fixed finite set of **registers**:

$r ::=$  registers  
 $r_1 \mid \dots \mid r_k$

$\nu ::=$  operands  
 $n$  integer  
 $l$  label  
 $r$  register

$\iota ::=$  instructions  
 $r_d := \nu$   
 $\mid r_d := r_s + \nu$   
 $\mid \text{if } r \text{ jump } \nu$

$I ::=$  instruction sequences  
 $\text{jump } \nu$   
 $\mid \iota; I$

## A first language: TAL-0

Deals with **control flow safety**: no jumps to arbitrary machine addresses.

Syntax of programs: We assume a fixed finite set of **registers**:

$r ::=$	registers	$\iota ::=$	instructions
$r_1 \mid \dots \mid r_k$		$r_d := \nu$	
$\nu ::=$	operands	$\mid r_d := r_s + \nu$	
$n$	integer	$\mid \text{if } r \text{ jump } \nu$	
$\mid l$	label	$I ::=$	instruction sequences
$\mid r$	register	$\text{jump } \nu$	
		$\mid \iota; I$	

Operands other than registers are called **values** (i.e. **registers** and **labels**).

- Instruction sequences have an unconditional jump at the end, and other instructions before.
- As yet, no infinite memory (except for code).

- Instruction sequences have an unconditional jump at the end, and other instructions before.
- As yet, no infinite memory (except for code).

An example for computing product:  $r4$  contains the return address

```
prod :  r3 := 0;  
        jump loop  
loop :  if r1 jump done;  
        r3 := r2 + r3;  
        r1 := r1 + -1;  
        jump loop  
done :  jump r4
```

The example has three instruction sequences, and a label corresponding to each of them.

## Evaluation: the TAL-0 abstract machine

- the abstract machine contains the code and data.
- an evaluation step changes the state (code and data) of the abstract machine.

$R ::=$  register files

$\{\mathbf{r1} \mapsto \nu_1, \dots, \mathbf{rk} \mapsto \nu_k\}$  (each  $\nu_i$  is a value)

$h ::=$  heap values

$I$  instruction sequences

$H ::=$  heaps

$\{l_1 \mapsto h_1, \dots, l_m \mapsto h_m\}$

$M ::=$  abstract machine states

$(H, R, I)$  ( $I$  is the current instruction sequence being executed)

- A register file  $R$  maps each register  $r$  to some value (integer or label)  $R(r)$ .

- A register file  $R$  maps each register  $r$  to some value (integer or label)  $R(r)$ .
- A heap  $H$  is a partial map:  $H$  maps some labels  $l$  to heap values  $H(l)$ .

- A register file  $R$  maps each register  $r$  to some value (integer or label)  $R(r)$ .
- A heap  $H$  is a partial map:  $H$  maps some labels  $l$  to heap values  $H(l)$ .

The previous example has three instruction sequences

$I_1 = r3 := 0; \text{ jump loop}$

$I_2 = \text{if } r1 \text{ jump done}; r3 := r2 + r3; r1 := r1 + -1; \text{ jump loop}$

$I_3 = \text{jump } r4$

We have the heap  $H_0 = \{\text{prod} \mapsto I_1, \text{loop} \mapsto I_2, \text{done} \mapsto I_3\}$ .



- A register file  $R$  maps each register  $r$  to some value (integer or label)  $R(r)$ .
- A heap  $H$  is a partial map:  $H$  maps some labels  $l$  to heap values  $H(l)$ .

The previous example has three instruction sequences

$I_1 = r3 := 0; \text{ jump loop}$

$I_2 = \text{if } r1 \text{ jump done}; r3 := r2 + r3; r1 := r1 + -1; \text{ jump loop}$

$I_3 = \text{jump } r4$

We have the heap  $H_0 = \{\text{prod} \mapsto I_1, \text{loop} \mapsto I_2, \text{done} \mapsto I_3\}$ .

The starting state of the machine is supposed to be of the form

$$M_0 = (H_0, R_0, I_1)$$

where  $R_0(r1) = n$  and  $R_0(r2) = m$  are integers and  $R_0(r4)$  is a label.

A possible execution sequence: ...

$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto l\}$ ,	$r3 := 0$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto l\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto l\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto l\}$ ,	$r3 := r2 + r3$ ; $r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto l\}$ ,	$r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto l\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto l\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto l\}$ ,	$r3 := r2 + r3$ ; $r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto l\}$ ,	$r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto l\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto l\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto l\}$ ,	jump $r4$

As usual, we formalize this using **evaluation rules**.

As usual, we formalize this using **evaluation rules**.

$$\frac{H(\hat{R}(\nu)) = I}{(H, R, \text{jump } \nu) \longrightarrow (H, R, I)} \text{ E-Jump)}$$

where the lookup function  $\hat{R}$  returns the value corresponding to an operand:

$$\hat{R}(r) = R(r)$$

$$\hat{R}(n) = n$$

$$\hat{R}(l) = l$$

The **JUMP** instruction loads a new instruction sequence which should then be executed.

(The machine is stuck if  $\hat{R}(\nu)$  is not a label.)

Otherwise, we consume one instruction from the current instruction sequence.

The **MOV** and **ADD** instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I) \quad (\text{E-Mov})$$

Otherwise, we consume one instruction from the current instruction sequence.

The **MOV** and **ADD** instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I) \quad (\text{E-Mov})$$

$$\frac{R(r_s) = n_1 \quad \hat{R}(\nu) = n_2}{(H, R, r_d := r_s + \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto n_1 + n_2\}, I)} \quad (\text{E-Add})$$

(The machine is stuck in the second case if  $R(r_s)$  or  $\hat{R}(\nu)$  is not an integer.)

The **conditional jump** instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \quad H(\hat{R}(\nu)) = I'}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \quad (\text{E-IfEq})$$

The **conditional jump** instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \quad H(\hat{R}(\nu)) = I'}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \quad (\text{E-IfEq})$$

$$\frac{R(r) = n \quad n \neq 0}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I)} \quad (\text{E-IfNeq})$$

(The machine is stuck if  $R(r)$  is not an integer or, in the first case, if  $\hat{R}(\nu)$  is not a label.)



Consider the following simple code:

```
l: r1 := 5;  
   jump r1
```

Consider the following simple code:

```
l: r1 := 5;  
   jump r1
```

Define instruction sequence  $I = r1 := 5; \text{jump } r1$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

$$(H, \{r1 \mapsto 0\}, I) \longrightarrow (H, \{r1 \mapsto 5\}, \text{jump } r1)$$

Consider the following simple code:

```
l: r1 := 5;  
    jump r1
```

Define instruction sequence  $I = r1 := 5; \text{jump } r1$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

$$(H, \{r1 \mapsto 0\}, I) \longrightarrow (H, \{r1 \mapsto 5\}, \text{jump } r1)$$

The machine is now stuck: no further evaluation step is possible because  $r1$  stores an integer instead of a label.

Consider the following simple code:

```
l: r1 := 5;  
    jump r1
```

Define instruction sequence  $I = r1 := 5; \text{jump } r1$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

$$(H, \{r1 \mapsto 0\}, I) \longrightarrow (H, \{r1 \mapsto 5\}, \text{jump } r1)$$

The machine is now stuck: no further evaluation step is possible because  $r1$  stores an integer instead of a label.

Hence to filter out such bad programs, we need to introduce **typing rules**.

Initial idea for a TAL-0 typing system: introduce two different types `Int` and `Code` for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : \text{Int}\}$ .

After the instruction `r1 = 5` the register file type remains the same.

Then the second instruction `jump r1` fails to type check because  $\Gamma(r1)$  is `Int` instead of `Code`.

Hence the code is rejected, as desired.

Initial idea for a TAL-0 typing system: introduce two different types `Int` and `Code` for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : \text{Int}\}$ .

After the instruction `r1 = 5` the register file type remains the same.

Then the second instruction `jump r1` fails to type check because  $\Gamma(r1)$  is `Int` instead of `Code`.

Hence the code is rejected, as desired.

Is this idea enough?

Consider the following code:

```
l : r1 := 5;  
    r2 := l';  
    jump r2
```

Label  $l'$  points to some other instruction sequence  $I'$ .

$I = r1 := 5; \text{ jump } r1$  and heap  $H = \{l : I, l' \mapsto I'\}$ .

Should the above code be well-typed? After the first two instructions, the register file type will be  $\{r1 : \text{Int}, r2 : \text{Code}\}$ , as it should be.

Answer: depends on  $I'$ ...

Consider the code

$l' : \text{jump } r1;$

Clearly the instruction sequence  $I' = \text{jump } r1$  expects a label in  $r1$  instead of an integer.

Hence the code at  $l$  is not well-typed.

**Solution:**

With each instruction sequence, associate a register file type that is expected at the beginning of that instruction sequence.

Secondly, enrich the notion of types. Instead of having a simple type **Code** for labels, we have types of the form **Code**( $\Gamma$ ) where  $\Gamma$  is a register file type.



We further choose a type **Top** which is the super type of all types.

In the previous example, the instruction sequence  $I'$  will have type

$$\{r1 : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\}\}$$

The instruction sequence  $I'$  expects  $r1$  to contain label to some instruction sequence ( $I$ ) which expects both registers to contain "anything".

The instruction sequence  $I$  has type  $\{r1 : \text{Top}, r2 : \text{Top}\}$ .

After executing the first two instructions of  $I$ , the register file type becomes  $\{r1 : \text{Int}, r2 : \text{Code}\{\dots\}\}$ .

Hence the **jump** instruction doesn't type check.

## The TAL-0 type system

$\tau ::=$  operand types

<b>Int</b>	integers
<b>Code(<math>\Gamma</math>)</b>	labels
<b>Top</b>	”any” type

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
Int	integers	$\{r_1 : \tau_1, \dots, r_k : \tau_k\}$	
Code( $\Gamma$ )	labels	$\Psi ::=$	heap types
Top	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
Int	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
Code( $\Gamma$ )	labels	$\Psi ::=$	heap types
Top	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
<b>Int</b>	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
<b>Code(<math>\Gamma</math>)</b>	labels	$\Psi ::=$	heap types
<b>Top</b>	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$$\Psi, \Gamma \vdash n : \text{Int} \quad (\text{T-Int})$$

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
<b>Int</b>	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
<b>Code</b> ( $\Gamma$ )	labels	$\Psi ::=$	heap types
<b>Top</b>	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$$\Psi, \Gamma \vdash n : \text{Int} \quad (\text{T-Int}) \qquad \frac{l : \tau \in \Psi}{\Psi, \Gamma \vdash l : \tau} \quad (\text{T-Lab})$$

$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$

$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$

$$\frac{\Psi, \Gamma \vdash \nu : \tau \quad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'} \quad (\text{T-Sub})$$



$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$

$$\frac{\Psi, \Gamma \vdash \nu : \tau \quad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'} \quad (\text{T-Sub})$$

where

$$\tau \sqsubseteq_1 \tau \quad \text{for every } \tau$$

$$\tau \sqsubseteq_1 \text{Top} \quad \text{for every } \tau$$

$$\text{Code}(\Gamma_1) \sqsubseteq \text{Code}(\Gamma_2) \quad \text{iff } \Gamma_1(r) \sqsubseteq_1 \Gamma_2(r) \text{ for every register } r$$

**Top** represents "any" type, hence can be replaced by any type.

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash r_d := \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \tau\}} \text{ (T-Mov)}$$

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash r_d := \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \tau\}} \text{ (T-Mov)}$$

$$\frac{\Psi, \Gamma \vdash r_s : \text{Int} \quad \Psi, \Gamma \vdash \nu : \text{Int}}{\Psi \vdash r_d := r_s + \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \text{Int}\}} \text{ (T-Add)}$$

The `mov` and `add` instructions modify the type of the destination register.

$$\frac{\Psi, \Gamma \vdash r_s : \text{Int} \quad \Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{if } r_s \text{ jump } \nu : \Gamma \rightarrow \Gamma} \text{ (T-If)}$$

Both branches of the **if** instruction must have the same type.

If the **if** condition fails then the next instruction is executed with register file of type  $\Gamma$ .

If the **if** condition succeeds then the jump should be to some instruction sequence which expects register file type  $\Gamma$ .

## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.

## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{jump } \nu : \text{Code}(\Gamma)} \text{ (T-Jump)}$$

## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{jump } \nu : \text{Code}(\Gamma)} \text{ (T-Jump)}$$

$$\frac{\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2 \quad \Psi \vdash I : \text{Code}(\Gamma_2)}{\Psi \vdash \iota; I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$



## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

\_ means that the register file type is irrelevant here

## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

$\_$  means that the register file type is irrelevant here

$$\frac{\forall l \in \text{dom}(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi} \text{ (T-Heap)}$$

$\text{dom}(\Psi)$  is the set of labels in the domain of  $\Psi$

## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

$\_$  means that the register file type is irrelevant here

$$\frac{\forall l \in \text{dom}(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi} \text{ (T-Heap)}$$

$\text{dom}(\Psi)$  is the set of labels in the domain of  $\Psi$

$$\frac{\vdash H : \Psi \quad \Psi \vdash R : \Gamma \quad \Psi \vdash I : \text{Code}(\Gamma)}{\vdash (H, R, I)} \text{ (T-Mach)}$$

The last judgment means that  $(H, R, I)$  is a well-typed machine.