

Example

$$l : \underbrace{r1 := l; r2 := l'; \text{jump } r2}_I \qquad l' : \underbrace{\text{jump } r1}_{I'}$$

We have the heap $H = \{l \mapsto I, l' \mapsto I'\}$.

$$\text{Define heap type } \Psi = \left\{ \begin{array}{l} l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\}, \\ l' : \text{Code}\{r1 : \Psi(l), r2 : \text{Top}\} \end{array} \right\}$$

$$\Gamma_1 = \{r1 : \text{Top}, r2 : \text{Top}\}$$

$$\text{Define register file types } \Gamma_2 = \{r1 : \Psi(l), r2 : \text{Top}\}$$

$$\Gamma_3 = \{r1 : \Psi(l), r2 : \Psi(l')\}$$

claim 1: $\Psi \vdash I : \text{Code}(\Gamma_1)$

claim 1: $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \text{ (T-Lab)}$$
$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \text{ (T-Mov)}$$

claim 1: $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \text{ (T-Lab)}$$
$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \text{ (T-Mov)}$$

$$\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3$$

claim 1: $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \quad (\text{T-Lab})$$

$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \quad (\text{T-Mov})$$

$$\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3$$

$$\frac{\Psi, \Gamma_3 \vdash r2 : \Psi(l') \quad \text{Code}(\Gamma_3) \sqsubseteq \Psi(l')}{\Psi, \Gamma_3 \vdash r2 : \text{Code}(\Gamma_3)} \quad (\text{T-Sub})$$

$$\frac{\Psi, \Gamma_3 \vdash r2 : \text{Code}(\Gamma_3)}{\Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)} \quad (\text{T-Jump})$$

$$\text{Code}(\Gamma_3) = \text{Code}\{r1 : \Psi(l), \quad r2 : \Psi(l')\}$$

$$\sqsubseteq \Psi(l') = \text{Code}\{r1 : \Psi(l), \quad r2 : \text{Top}\}$$

because $\Psi(l) \sqsubseteq_1 \Psi(l)$ and $\Psi(l') \sqsubseteq_1 \text{Top}$.

$$\frac{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2 \quad \frac{\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3 \quad \Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)}{\Psi \vdash r2 := l'; \text{jump } r2 : \text{Code}(\Gamma_2)} \text{ (T-Seq)}}{\Psi \vdash I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$

This proves [claim 1](#).

$$\frac{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2 \quad \frac{\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3 \quad \Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)}{\Psi \vdash r2 := l'; \text{jump } r2 : \text{Code}(\Gamma_2)} \text{ (T-Seq)}}{\Psi \vdash I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$

This proves claim 1.

claim 2: $\Psi \vdash I' : \text{Code}(\Gamma_2)$

$$\frac{\Psi, \Gamma_2 \vdash r1 : \Psi(l) \quad \text{Code}(\Gamma_2) \sqsubseteq \Psi(l)}{\Psi, \Gamma_2 \vdash r1 : \text{Code}(\Gamma_2)} \text{ (T-Sub)}$$

$$\frac{\Psi, \Gamma_2 \vdash r1 : \text{Code}(\Gamma_2)}{\Psi \vdash \text{jump } r1 : \text{Code}(\Gamma_2)} \text{ (T-Jump)}$$

Well typing of the heap

Recall that $H = \{l \mapsto I, l' \mapsto I'\}$ and $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$.

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Well typing of the heap

Recall that $H = \{l \mapsto I, l' \mapsto I'\}$ and $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$.

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

Well typing of the heap

Recall that $H = \{l \mapsto I, l' \mapsto I'\}$ and $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$.

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

Define register file type $\Gamma = \{r1 : \text{Int}, r2 : \text{Int}\}$

Well typing of the heap

Recall that $H = \{l \mapsto I, l' \mapsto I'\}$ and $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$.

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

Define register file type $\Gamma = \{r1 : \text{Int}, r2 : \text{Int}\}$

$$\frac{\frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)}}{\Psi \vdash R : \Gamma} \text{ (TRegfile)}$$

Suppose the initial instruction sequence we want to execute is I .

We have shown that $\Psi \vdash I : \text{Code}(\Gamma_1)$ (claim 1).

Similarly we show $\Psi \vdash I : \text{Code}(\Gamma)$.

Suppose the initial instruction sequence we want to execute is I .

We have shown that $\Psi \vdash I : \text{Code}(\Gamma_1)$ (claim 1).

Similarly we show $\Psi \vdash I : \text{Code}(\Gamma)$.

Finally, well typing of the machine

$$\frac{\begin{array}{ccc} \vdots & \vdots & \vdots \\ \vdash H : \Psi & \Psi \vdash R : \Gamma & \Psi \vdash I : \text{Code}(\Gamma) \end{array}}{\vdash (H, R, I)} \text{ (T-Mach)}$$

Another example

```
prod : r3 := 0;  
      jump loop  
loop : if r1 jump done;  
      r3 := r2 + r3;  
      r1 := r1 + -1;  
      jump loop  
done : jump r4
```

Another example

```
prod : r3 := 0;
      jump loop
loop : if r1 jump done;
      r3 := r2 + r3;
      r1 := r1 + -1;
      jump loop
done : jump r4
```

To complete the example we will have `r4` contain the `halt` label.

```
halt : jump halt
```

Another example

```
loop : if r1 jump done;
prod : r3 := 0;          r3 := r2 + r3;
      jump loop        r1 := r1 + -1;    done : jump r4
                        jump loop
```

To complete the example we will have `r4` contain the `halt` label.

```
halt : jump halt
```

Name the instructions ι_1, \dots, ι_8 and the instruction sequences I_1, I_2, I_3, I_4 .

Let $\Gamma' = \{r1 : \text{Int}, r2 : \text{Int}, r3 : \text{Int}, r4 : \text{Top}\}$

Let $\Gamma = \{r1 : \text{Int}, r2 : \text{Int}, r3 : \text{Int}, r4 : \text{Code}(\Gamma')\}$

Let $H = \{\text{prod} \mapsto I_1, \text{loop} \mapsto I_2, \text{done} \mapsto I_3, \text{halt} \mapsto I_4\}$.

Let $\Psi = \{\text{prod} : \text{Code}(\Gamma), \text{loop} : \text{Code}(\Gamma), \text{done} : \text{Code}(\Gamma), \text{halt} : \text{Code}(\Gamma')\}$.

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash r3 : \text{Int}} \text{(T-Reg)} \quad \frac{}{\Psi, \Gamma \vdash 0 : \text{Int}} \text{(T-Int)} \quad \frac{}{\Psi, \Gamma \vdash \text{loop} : \text{Code}(\Gamma)} \text{(T-Lab)} \\
\frac{}{\Psi \vdash \iota_1 : \Gamma \rightarrow \Gamma} \text{(T-Mov)} \quad \frac{}{\Psi \vdash \text{jump loop} : \text{Code}(\Gamma)} \text{(T-Jump)} \\
\hline
\Psi \vdash I_1 : \text{Code}(\Gamma) \text{(T-Seq)}
\end{array}$$

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash \mathbf{r3} : \mathbf{Int}} \text{(T-Reg)} \quad \frac{}{\Psi, \Gamma \vdash \mathbf{0} : \mathbf{Int}} \text{(T-Int)} \quad \frac{}{\Psi, \Gamma \vdash \mathbf{loop} : \mathbf{Code}(\Gamma)} \text{(T-Lab)} \\
\frac{}{\Psi \vdash \iota_1 : \Gamma \rightarrow \Gamma} \text{(T-Mov)} \quad \frac{}{\Psi \vdash \mathbf{jump\ loop} : \mathbf{Code}(\Gamma)} \text{(T-Jump)} \\
\hline
\Psi \vdash I_1 : \mathbf{Code}(\Gamma) \text{(T-Seq)}
\end{array}$$

Similarly, $\Psi \vdash I_2 : \mathbf{Code}(\Gamma)$.

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash r3 : \text{Int}} \text{(T-Reg)} \quad \frac{}{\Psi, \Gamma \vdash 0 : \text{Int}} \text{(T-Int)} \quad \frac{}{\Psi, \Gamma \vdash \text{loop} : \text{Code}(\Gamma)} \text{(T-Lab)} \\
\frac{}{\Psi \vdash \iota_1 : \Gamma \rightarrow \Gamma} \text{(T-Mov)} \quad \frac{}{\Psi \vdash \text{jump loop} : \text{Code}(\Gamma)} \text{(T-Jump)} \\
\hline
\Psi \vdash I_1 : \text{Code}(\Gamma) \text{(T-Seq)}
\end{array}$$

Similarly, $\Psi \vdash I_2 : \text{Code}(\Gamma)$.

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash r4 : \text{Code}\{r1 : \text{Int}, r2 : \text{Int}, r3 : \text{Int}, r4 : \text{Top}\}} \text{(T-Reg)} \\
\hline
\frac{}{\Psi, \Gamma \vdash r4 : \text{Code}(\Gamma)} \text{(T-Sub)} \\
\hline
\frac{}{\Psi \vdash I_3 : \text{Code}(\Gamma)} \text{(T-Jump)}
\end{array}$$

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash r3 : \text{Int}} \text{(T-Reg)} \quad \frac{}{\Psi, \Gamma \vdash 0 : \text{Int}} \text{(T-Int)} \quad \frac{}{\Psi, \Gamma \vdash \text{loop} : \text{Code}(\Gamma)} \text{(T-Lab)} \\
\hline
\frac{}{\Psi \vdash \iota_1 : \Gamma \rightarrow \Gamma} \text{(T-Mov)} \quad \frac{}{\Psi \vdash \text{jump loop} : \text{Code}(\Gamma)} \text{(T-Jump)} \\
\hline
\Psi \vdash I_1 : \text{Code}(\Gamma) \text{(T-Seq)}
\end{array}$$

Similarly, $\Psi \vdash I_2 : \text{Code}(\Gamma)$.

$$\begin{array}{c}
\frac{}{\Psi, \Gamma \vdash r4 : \text{Code}\{r1 : \text{Int}, r2 : \text{Int}, r3 : \text{Int}, r4 : \text{Top}\}} \text{(T-Reg)} \\
\hline
\frac{}{\Psi, \Gamma \vdash r4 : \text{Code}(\Gamma)} \text{(T-Sub)} \\
\hline
\frac{}{\Psi \vdash I_3 : \text{Code}(\Gamma)} \text{(T-Jump)} \\
\hline
\frac{}{\Psi, \Gamma' \vdash \text{halt} : \text{Code}(\Gamma')} \text{(T-Lab)} \\
\hline
\Psi \vdash I_4 : \text{Code}(\Gamma') \text{(T-Jump)}
\end{array}$$

Hence we have well typing of the machine:

$$\frac{\begin{array}{cccc} \vdots & \vdots & \vdots & \vdots \\ I_1 : \text{Code}(\Gamma) & I_2 : \text{Code}(\Gamma) & I_3 : \text{Code}(\Gamma) & I_4 : \text{Code}(\Gamma') \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Hence we have well typing of the machine:

$$\frac{\begin{array}{cccc} \vdots & \vdots & \vdots & \vdots \\ I_1 : \text{Code}(\Gamma) & I_2 : \text{Code}(\Gamma) & I_3 : \text{Code}(\Gamma) & I_4 : \text{Code}(\Gamma') \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Define initial register file: $R = \{r1 \mapsto 0, r2 \mapsto 0, r3 \mapsto 0, r4 \mapsto \text{halt}\}$

$$\frac{\frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \dots \quad \frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \frac{}{\Psi, _ \vdash \text{halt} : \text{Code}(\Gamma')} \text{ (T-Int)}}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

Hence we have well typing of the machine:

$$\frac{\begin{array}{cccc} \vdots & \vdots & \vdots & \vdots \\ I_1 : \text{Code}(\Gamma) & I_2 : \text{Code}(\Gamma) & I_3 : \text{Code}(\Gamma) & I_4 : \text{Code}(\Gamma') \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

Define initial register file: $R = \{r1 \mapsto 0, r2 \mapsto 0, r3 \mapsto 0, r4 \mapsto \text{halt}\}$

$$\frac{\frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \dots \quad \frac{}{\Psi, _ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \frac{}{\Psi, _ \vdash \text{halt} : \text{Code}(\Gamma')} \text{ (T-Int)}}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

$$\frac{\vdash H : \Psi \quad \Psi \vdash R : \Gamma \quad \Psi \vdash I_1 : \text{Code}(\Gamma)}{\vdash (H, R, I_1)} \text{ (T-Mach)}$$

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r3 := r2 + 1; ...`

`l3 : r1 := 5; jump r1`

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r3 := r2 + 1; ...`

`l3 : r1 := 5; jump r1`

- We haven't discussed [how](#) to check if a machine is well typed. Alternative: use [proof carrying code](#).

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r3 := r2 + 1; ...`

`l3 : r1 := 5; jump r1`

- We haven't discussed [how](#) to check if a machine is well typed. Alternative: use [proof carrying code](#).
- It is straightforward to translate TAL-0 programs to code for some [real processor](#).

If the TAL-0 program is well-typed then the translated code will behave properly.

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r3 := r2 + 1; ...`

`l3 : r1 := 5; jump r1`

- We haven't discussed [how](#) to check if a machine is well typed. Alternative: use [proof carrying code](#).
- It is straightforward to translate TAL-0 programs to code for some [real processor](#).

If the TAL-0 program is well-typed then the translated code will behave properly.

...for that we of course need to prove type safety for TAL-0 ...

Type safety for TAL-0

”well typed machines do not get stuck”

Progress: If $\vdash M$ then there is some M' such that $M \rightarrow M'$.

Preservation: If $\vdash M$ and $M \rightarrow M'$ then $\vdash M'$.

Type safety for TAL-0

”well typed machines do not get stuck”

Progress: If $\vdash M$ then there is some M' such that $M \rightarrow M'$.

Preservation: If $\vdash M$ and $M \rightarrow M'$ then $\vdash M'$.

Proof: by easy induction, case analysis...

Type safety for TAL-0

”well typed machines do not get stuck”

Progress: If $\vdash M$ then there is some M' such that $M \rightarrow M'$.

Preservation: If $\vdash M$ and $M \rightarrow M'$ then $\vdash M'$.

Proof: by easy induction, case analysis...

Q: Why bother doing proofs about programming languages? They are almost always boring if the definitions are right.

Type safety for TAL-0

”well typed machines do not get stuck”

Progress: If $\vdash M$ then there is some M' such that $M \rightarrow M'$.

Preservation: If $\vdash M$ and $M \rightarrow M'$ then $\vdash M'$.

Proof: by easy induction, case analysis...

Q: Why bother doing proofs about programming languages? They are almost always boring if the definitions are right.

A: The definitions are almost always wrong.

— Anonymous

An extension: TAL-1

We now also deal with [memory safety](#).

Besides registers, we now have a potentially infinite [memory](#), [stack](#), [pointers](#), and facilities for [allocating](#) space for data.

Already expressive enough for implementing simple programs from high level languages.

[Memory safety](#): no reads to or writes from illegal memory locations.

Examples of new kinds of instructions

- $r1 := \text{Mem}[r2 + 4]$

$r2$ stores a pointer. We access the 4th location past the corresponding memory location. The value there is loaded in $r1$.

Examples of new kinds of instructions

- $r1 := \text{Mem}[r2 + 4]$

$r2$ stores a pointer. We access the 4th location past the corresponding memory location. The value there is loaded in $r1$.

- $\text{Mem}[r2 + 4] := r1$

The reverse store operation.

Examples of new kinds of instructions

- $r1 := \text{Mem}[r2 + 4]$

$r2$ stores a pointer. We access the 4th location past the corresponding memory location. The value there is loaded in $r1$.

- $\text{Mem}[r2 + 4] := r1$

The reverse store operation.

- $r1 := \text{malloc } 10$

allocate 10 words on the heap, and store corresponding pointer in $r1$.

Examples of new kinds of instructions

- $r1 := \text{Mem}[r2 + 4]$

$r2$ stores a pointer. We access the 4th location past the corresponding memory location. The value there is loaded in $r1$.

- $\text{Mem}[r2 + 4] := r1$

The reverse store operation.

- $r1 := \text{malloc } 10$

allocate 10 words on the heap, and store corresponding pointer in $r1$.

- $\text{salloc } 10$

allocate 10 words on the stack (and update stack pointer)

Example code.

```
r1 := malloc 5;           // allocate 5 words on heap  
Mem[r1] := 10;           // store data in the first word  
Mem[r1 + 1] := 20;       // store data in the first word  
r2 := Mem[r1]            // load 10 into r2
```

Example code.

```
r1 := malloc 5;      // allocate 5 words on heap
Mem[r1] := 10;      // store data in the first word
Mem[r1 + 1] := 20;  // store data in the first word
r2 := Mem[r1]       // load 10 into r2
```

The following code has no well-defined behavior.

```
r1 := malloc 5;    // allocate 5 words on heap
r2 := malloc 5;    // allocate 5 words on heap
r3 := r1 + r2      // add the two pointers
```

Example code.

```
r1 := malloc 5;      // allocate 5 words on heap
Mem[r1] := 10;      // store data in the first word
Mem[r1 + 1] := 20;  // store data in the first word
r2 := Mem[r1]       // load 10 into r2
```

The following code has no well-defined behavior.

```
r1 := malloc 5;    // allocate 5 words on heap
r2 := malloc 5;    // allocate 5 words on heap
r3 := r1 + r2      // add the two pointers
```

Hence for type safety, we should at least have a [different type for pointers](#).

Further the type system should distinguish between pointers to different types of data.

```
r1 := malloc 5;
```

```
Mem[r1] := 9;
```

```
r2 := Mem[r1] // r1 stores a pointer, hence this is ok
```

```
jump r2 // not ok, since r1 was a pointer to an integer
```

Hence the type-system should deal with types like `ptr(Int)`, `ptr(Code(Γ))`, `ptr(ptr(Int))`, ...


```
                // currently r1 : ptr(Code(...))  
r3 := 5;  
Mem[r1] := r3; // now r1 : ptr(Int)  
r4 := Mem[r1]; // r4 : Int  
jump r4        // of course ill-typed
```

Hence type of a register should be updated after a store through it.

Aliasing problem

Should the following be well typed?

```
                // currently r1 : ptr(Code(...)), r2 : ptr(Code(...))  
  
r3 := 5;  
Mem[r1] := r3; // now r1 : ptr(Int)  
r4 := Mem[r2]; // load through r2. r4 :???  
jump r4        // is this well-typed???
```

Aliasing problem

Should the following be well typed?

```
                // currently r1 : ptr(Code(...)), r2 : ptr(Code(...))  
  
r3 := 5;  
Mem[r1] := r3; // now r1 : ptr(Int)  
r4 := Mem[r2]; // load through r2. r4 :???  
jump r4        // is this well-typed???
```

Answer: depends on whether **r1** and **r2** point to the same location (**aliasing**).

Aliasing problem

Should the following be well typed?

```
                // currently r1 : ptr(Code(...)), r2 : ptr(Code(...))  
  
r3 := 5;  
Mem[r1] := r3; // now r1 : ptr(Int)  
r4 := Mem[r2]; // load through r2. r4 :???  
jump r4        // is this well-typed???
```

Answer: depends on whether **r1** and **r2** point to the same location (**aliasing**).

Problem: how should the type system keep track of aliasing?

Solution: have two kinds of memory locations.

Shared pointers: support aliasing. Different type of data cannot be written.

Unique pointers: no aliasing. Different kind of data can be written. Useful for allocating and initializing shared data structures, and for stack frames.

The instruction

`commit r_d`

declares a pointer to be shared, its type cannot change now.

The TAL-1 syntax: we make the following extensions to the TAL-0 syntax.

$r ::=$	registers
$r_1 \mid \dots \mid r_k \mid sp$	ordinary registers and stack pointer
$l ::=$	instructions
\dots	mov/add/if-jump
$r_d := \text{Mem}[r_s + n]$	load from memory
$\text{Mem}[r_d + n] := r_s$	store to memory
$r_d := \text{malloc } n$	allocate n heap words
$\text{commit } r_d$	make the pointer shared
$\text{salloc } n$	allocate n stack words
$\text{sfree } n$	free n stack words


$\nu ::=$		operands
	r	registers
	n	integers
	l	code or shared data pointers
	$\text{uptr}(h)$	unique data pointers
$h ::=$		heap values
	I	instruction sequences
	$\langle \nu_1, \dots, \nu_n \rangle$	tuples

Instruction sequences I are in TAL-0: list of instructions followed by a **jump**

Values are operands other than registers. Heaps map labels l to heap values h .

Register files and abstract machine states are defined as for TAL-0.

The TAL-1 abstract machine: Unique data values are not stored in the heap.



TAL-1 evaluation rules

We fix a constant **MaxStack**: the maximum allowed size of the stack.

All TAL-0 evaluation rules remain the same except the (E-Mov) rule.

This rule now needs to ensure that unique pointers are not copied.

$$\frac{\hat{R}(\nu) \neq \text{uptr}(h)}{(H, R, r_d := \nu; I) \rightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I)} \text{ (E-Mov1)}$$

The \hat{R} function is as for TAL-0. Further we have $\hat{R}(\text{uptr}(h)) = \text{uptr}(h)$.

If $\hat{R}(\nu)$ is $\text{uptr}(h)$ then the machine gets stuck.

TAL-1 evaluation rules

We fix a constant **MaxStack**: the maximum allowed size of the stack.

All TAL-0 evaluation rules remain the same except the (E-Mov) rule.

This rule now needs to ensure that unique pointers are not copied.

$$\frac{\hat{R}(\nu) \neq \text{uptr}(h)}{(H, R, r_d := \nu; I) \rightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I)} \text{ (E-Mov1)}$$

The \hat{R} function is as for TAL-0. Further we have $\hat{R}(\text{uptr}(h)) = \text{uptr}(h)$.

If $\hat{R}(\nu)$ is $\text{uptr}(h)$ then the machine gets stuck.


The other evaluation rules of TAL-0 are unmodified. We now add new rules for the new instructions ...

Allocation generates a unique pointer

$$(H, R, r_d := \text{malloc } n; I) \rightarrow (H, R \oplus \{r_d \mapsto \text{uptr}\langle m_1, \dots, m_n \rangle\}, I) \quad (\text{E-Malloc})$$

- A unique pointer to a tuple of n words is created and stored in the destination register.
- The initial values in the words are arbitrary integers m_1, \dots, m_n (uninitialized values)
- Typically we would make the pointer shared once the words have been initialized.
- `malloc` instruction takes a constant as argument. Useful for implementing tuples, records, etc but not yet for variable sized arrays.

Allocation



Examples The following code will lead to stuck states.

- copying of unique pointers:

```
... r1 := malloc 5; r2 := r1; ...
```

- using unique pointers in place of integers

```
... r1 := malloc 5; if r1 jump l; ...
```

Declaring a pointer to be shared

$$\frac{r_d \neq \text{sp} \quad R(r_d) = \text{uptr}(h) \quad l \notin \text{dom}(H)}{(H, R, \text{commit } r_d; I) \rightarrow (H \oplus \{l \mapsto h\}, R \oplus \{r_d \mapsto l\}, I)} \quad (\text{E-Commit})$$

- The stack is always a unique data value.
- **commit** moves the unique data in the heap (i.e. it is now considered shared data)
- A **fresh label** is associated with the data and is stored in the destination register.