

Executing instructions modifies the abstract state.

$$(S, R) \xrightarrow{\text{iconst } n} (\mathbf{Int} \cdot S, R)$$

if  $|S| < M_{stack}$  where  $M_{stack}$  is the maximum size of the stack

Executing instructions modifies the abstract state.

$$(S, R) \xrightarrow{\text{iconst } n} (\mathbf{Int} \cdot S, R)$$

if  $|S| < M_{stack}$  where  $M_{stack}$  is the maximum size of the stack

$$(\mathbf{Int} \cdot \mathbf{Int} \cdot S, R) \xrightarrow{\text{iadd}} (\mathbf{Int} \cdot S, R)$$

Executing instructions modifies the abstract state.

$$(S, R) \xrightarrow{\text{iconst } n} (\mathbf{Int} \cdot S, R)$$

if  $|S| < M_{stack}$  where  $M_{stack}$  is the maximum size of the stack

$$(\mathbf{Int} \cdot \mathbf{Int} \cdot S, R) \xrightarrow{\text{iadd}} (\mathbf{Int} \cdot S, R)$$

$$(S, R) \xrightarrow{\text iload n} (\mathbf{Int} \cdot S, R)$$

if  $0 \leq n < M_{reg}$  and  $R(n) = \mathbf{Int}$  and  $|S| < M_{stack}$

Executing instructions modifies the abstract state.

$$(S, R) \xrightarrow{\text{iconst } n} (\mathbf{Int} \cdot S, R)$$

if  $|S| < M_{stack}$  where  $M_{stack}$  is the maximum size of the stack

$$(\mathbf{Int} \cdot \mathbf{Int} \cdot S, R) \xrightarrow{\text{iadd}} (\mathbf{Int} \cdot S, R)$$

$$(S, R) \xrightarrow{\text iload } n (\mathbf{Int} \cdot S, R)$$

if  $0 \leq n < M_{reg}$  and  $R(n) = \mathbf{Int}$  and  $|S| < M_{stack}$

$$(\mathbf{Int} \cdot S, R) \xrightarrow{\text istore } n (S, R\{n \mapsto \mathbf{Int}\})$$

if  $0 \leq n < M_{reg}$

$$(\mathbf{Int} \cdot S, R) \xrightarrow{\text{ifle } n} (S, R)$$

if  $n$  is a valid instruction location

$$(S, R) \xrightarrow{\text{goto } n} (S, R)$$

if  $n$  is a valid instruction location

$$(S, R) \xrightarrow{\text{aconst\_null}} (\mathbf{Null} \cdot S, R)$$

if  $|S| < M_{stack}$

$$(S, R) \xrightarrow{\text{aconst\_null}} (\mathbf{Null} \cdot S, R)$$

if  $|S| < M_{stack}$

$$(S, R) \xrightarrow{\text{aload } n} (R(n) \cdot S, R)$$

if  $0 \leq n < M_{reg}$  and  $R(n) \sqsubseteq \mathbf{Object}$  and  $|S| < M_{stack}$

$$(S, R) \xrightarrow{\text{aconst\_null}} (\mathbf{Null} \cdot S, R)$$

if  $|S| < M_{stack}$

$$(S, R) \xrightarrow{\text{aload } n} (R(n) \cdot S, R)$$

if  $0 \leq n < M_{reg}$  and  $R(n) \sqsubseteq \mathbf{Object}$  and  $|S| < M_{stack}$

$$(\tau \cdot S, R) \xrightarrow{\text{astore } n} (S, R\{n \mapsto \tau\})$$

if  $0 \leq n < M_{reg}$  and  $\tau \sqsubseteq \mathbf{Object}$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

## Accessing fields and methods

$$(\tau' \cdot S, R) \xrightarrow{\text{getfield } C.f.\tau} (\tau \cdot S, R)$$

if  $\tau' \sqsubseteq C$

$$(\tau_1 \cdot \tau_2 \cdot S, R) \xrightarrow{\text{putfield } C.f.\tau} (S, R)$$

if  $\tau_1 \sqsubseteq \tau$  and  $\tau_2 \sqsubseteq C$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot S, R) \xrightarrow{\text{invokestatic } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

$$(\tau'_n \cdot \dots \cdot \tau'_1 \cdot \tau' \cdot S, R) \xrightarrow{\text{invokevirtual } C.m.\sigma} (\tau \cdot S, R)$$

if  $\sigma = \tau(\tau_1, \dots, \tau_n)$ ,  $\tau' \sqsubseteq C$ ,  $\tau'_i \sqsubseteq \tau_i$  for  $1 \leq i \leq n$  and  $|\tau \cdot S| \leq M_{stack}$

## Another example

```
public class testclass {  
    public testclass () { }  
    public Class testfunction (String s) {  
        Class c = s.getClass();  
        return c;  
    }  
}
```

public java.lang.Class testfunction(java.lang.String); 1 stack slots, 3 registers

```
0: aload_1  
1: invokevirtual #2; //Method java/lang/Object.getClass:()Ljava/lang/Class;  
4: astore_2  
5: aload_2  
6: areturn
```

## Our analysis on this example

```
public java.lang.Class testfunction(java.lang.String); 1 stack slots , 3 registers
                                                // stack, R(0), R(1), R(2)
                                                // ε, (testclass, String, ⊤)
0:   aload_1                      // String, (testclass, String, ⊤)
1:   invokevirtual #2;           // Class, (testclass, String, ⊤)
4:   astore_2                      // ε, (testclass, String, Class)
5:   aload_2                      // Class, (testclass, String, Class)
6:   areturn
```

In case of several paths to a node, we need to compute least upper bounds  $\sqcup$ .

Comparison of abstract stacks:

$$T_1 \cdot \dots \cdot T_n \sqsubseteq U_1 \cdot \dots \cdot U_n \quad \text{iff} \quad T_i \sqsubseteq U_i \text{ for } 1 \leq i \leq n.$$

$$T_1 \cdot \dots \cdot T_n \sqcup U_1 \cdot \dots \cdot U_n = T_1 \sqcup U_1 \cdot \dots \cdot T_n \sqcup U_n$$

Comparison of abstract register assignments:

$$R_1 \sqsubseteq R_2 \quad \text{iff} \quad R_1(i) \sqsubseteq R_2(i) \text{ for } 0 \leq i < M_{reg}.$$

$$(R_1 \sqcup R_2)(n) = R_1(n) \sqcup R_2(n)$$

Comparison of abstract states

$$(S_1, R_1) \sqsubseteq (S_2, R_2) \quad \text{iff} \quad S_1 \sqsubseteq S_2 \text{ and } R_1 \sqsubseteq R_2$$

$$(S_1, R_1) \sqcup (S_2, R_2) = (S_1 \sqcup S_2, R_1 \sqcup R_2)$$

Also  $\perp \sqsubseteq (R, S)$  and  $\perp \sqcup (R, S) = (R, S)$ .

Initial abstract state:  $(S_{start}, R_{start})$  where  $S_{start} = \epsilon$  is the empty stack and  $R_{start}(0), \dots, R_{start}(n-1)$  are the  $n$  arguments, and  $R_{start}(i) = \top$  for  $i \geq n$

If  $\pi : pc_1 \rightarrow pc_2$  is a path (possibly with loops) from  $pc_1$  to  $pc_2$  with corresponding instruction sequence  $I_1, \dots, I_k$  and

$$(R_{i-1}, S_{i-1}) \xrightarrow{I_i} (S_i, R_i)$$

for  $1 \leq i \leq n$  then we write  $\pi : (S_0, R_0) \rightarrow (S_k, R_k)$ .

For every valid location  $pc$  we define

Merge Over All Paths (MOP):

$$\mathcal{S}[pc] = \bigsqcup \{(S, R) \mid \pi : (S_{start}, R_{start}) \rightarrow (S, R)\}$$

## Example

Suppose classes  $D$  and  $E$  are defined by extending class  $C$ , so that  $D \sqcup E = C$ .

```
// Int, (D, E)
10: ifle 17      // ε, (D, E)
13: aload_0      // D, (D, E)
14: goto 18      // ε, (D, E)
17: aload_1      // C, (D, E)
18: areturn
```

(According to our notation,  $C, (D, E)$  is the abstract state before the execution of the instruction at location 18.)

## Another example

```
// ε, (Int, String)
9: iload_0      // Int, (Int, String)
10: ifle 17     // ε, (Int, String)
13: iload_0      // Int, (Int, String)
14: goto 18     // ε, (Int, String)
17: aload_1      // T, (Int, String)
18: areturn
```

The bytecode verification **fails** because the return value is of unknown type.

```
public static int factorial ( int ); 2 stack slots , 2 registers

                                //  $\epsilon$ , (Int,  $\top$ )
0:  iconst_1      // Int, (Int,  $\top$ )
1:  istore_1      //  $\epsilon$ , (Int, Int)
2:  iload_0       // Int, (Int, Int)
3:  ifle 16       //  $\epsilon$ , (Int, Int)
6:  iload_1       // Int, (Int, Int)
7:  iload_0       // Int · Int, (Int, Int)
8:  imul          // Int, (Int, Int)
9:  istore_1      //  $\epsilon$ , (Int, Int)
10: iinc 0, -1    //  $\epsilon$ , (Int, Int)
13: goto 2        //  $\epsilon$ , (Int, Int)
16: iload_1       // Int, (Int, Int)
17: ireturn
```

Other issues to be tackled in the full Java bytecode language:

- initialization of objects
- exception handling

# Typed Assembly Language (TAL)

Morrisett et al.

- A generic approach to safe compiled code.
- Based on the concept of type safety.
- Use type preserving compilation to transform type safe source code to type safe compiled code.
- Can be combined with the idea of proof carrying code.

## A first language: TAL-0

Deals with control flow safety: no jumps to arbitrary machine addresses.

## A first language: TAL-0

Deals with control flow safety: no jumps to arbitrary machine addresses.

Syntax of programs

We assume a fixed finite set of registers:

$$r ::= r_1 \mid \dots \mid r_k$$

## A first language: TAL-0

Deals with control flow safety: no jumps to arbitrary machine addresses.

### Syntax of programs

We assume a fixed finite set of registers:

$$r ::= r_1 \mid \dots \mid r_k$$

Operands:

$$\begin{aligned} v ::= & \\ & n \quad \text{integer} \\ & | l \quad \text{label} \\ & | r \quad \text{register} \end{aligned}$$

Operands other than registers are called values (i.e. registers and integers).

## Instructions

$\iota ::=$

- $r_d := \nu$  assignment
- |  $r_d := r_s + \nu$  addition
- | if  $r$  jump  $\nu$  conditional jump

## Instructions

$\iota ::=$

$r_d := \nu$  assignment

|  $r_d := r_s + \nu$  addition

| if  $r$  jump  $\nu$  conditional jump

## instruction sequences

$I ::= \text{jump } \nu \mid \iota; I$

## Instructions

$\iota ::=$

$r_d := \nu$       assignment  
|  $r_d := r_s + \nu$     addition  
| if  $r$  jump  $\nu$     conditional jump

## instruction sequences

$I ::= \text{jump } \nu \mid \iota; I$

- Instruction sequences have at the end an unconditional jump to another instruction sequence pointer to by some label, and other instructions before.
- As yet, no infinite memory (except for code).

An example for computing square: r4 contains the return address

```
square :  r3 := 0;  
          r2 := r1;  
          jump loop  
  
loop :   if r1 jump done;  
          r3 := r2 + r3;  
          r1 := r1 + -1;  
          jump loop  
  
done :   jump r4
```

The example has three instruction sequences, and a label corresponding to each of them.