

## Evaluation: the TAL-0 abstract machine

- the abstract machine contains the code and data.
- an evaluation step changes the state (code and data) of the abstract machine.
- A **register file**  $R$  maps **each** register  $r$  to some **value** (integer or label)  $R(r)$ .

$$R ::= \{r_1 \mapsto \nu_1, \dots, r_k \mapsto \nu_k\}$$

(each  $\nu_i$  is a **value**)

- For TAL-0, the only **heap values** are instruction sequences.

$$h ::= I$$

Extensions of TAL-0 will need to consider other kinds of heap values.

- A heap  $H$  is a partial map:  $H$  maps some labels  $l$  to heap values  $H(l)$ .

$$H ::= \{l_1 \mapsto h_1, \dots, l_m \mapsto h_m\}$$

An abstract machine state consists of a heap, a register file and the current sequence being executed.

$$M ::= (H, R, I)$$

The previous example has three instruction sequences

$I_1 = r3 := 0; r2 := r1; \text{jump loop}$

$I_2 = \text{if } r1 \text{ jump done}; r3 := r2 + r3; r1 := r1 + -1; \text{jump loop}$

$I_3 = \text{jump } r4$

We have the heap  $H_0 = \{\text{prod} \mapsto I_1, \text{loop} \mapsto I_2, \text{done} \mapsto I_3\}$ .

The starting state of the machine is supposed to be of the form

$$M_0 = (H_0, R_0, I_1)$$

where  $R_0(r1) = n$  is an integer and  $R_0(r4)$  is a label.

A possible execution sequence: ...

$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 0, r3 \mapsto 0, r4 \mapsto 1\}$ ,	$I_1$
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 0, r3 \mapsto 0, r4 \mapsto 1\}$ ,	$r2 := r1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto 1\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto 1\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 0, r4 \mapsto 1\}$ ,	$r3 := r2 + r3$ ; $r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 2, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto 1\}$ ,	$r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto 1\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto 1\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 2, r4 \mapsto 1\}$ ,	$r3 := r2 + r3$ ; $r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 1, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto 1\}$ ,	$r1 := r1 + -1$ ; jump loop
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto 1\}$ ,	jump loop
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto 1\}$ ,	$I_2$
$H_0$ ,	$\{r1 \mapsto 0, r2 \mapsto 2, r3 \mapsto 4, r4 \mapsto 1\}$ ,	jump $r4$

As usual, we formalize this using **evaluation rules**.

As usual, we formalize this using **evaluation rules**.

$$\frac{H(\hat{R}(\nu)) = I}{(H, R, \text{jump } \nu) \longrightarrow (H, R, I)} \text{ (E-Jump)}$$

where the lookup function  $\hat{R}$  returns the value corresponding to an operand:

$$\hat{R}(r) = R(r)$$

$$\hat{R}(n) = n$$

$$\hat{R}(l) = l$$

The **JUMP** instruction loads a new instruction sequence which should then be executed.

The machine is stuck if  $\hat{R}(\nu)$  is not a label, or if the label does not correspond to some instruction sequence in the heap.

Otherwise, we consume one instruction from the current instruction sequence.

The **MOV** and **ADD** instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I) \quad (\text{E-Mov})$$

Otherwise, we consume one instruction from the current instruction sequence.

The **MOV** and **ADD** instructions modify the register file.

$$(H, R, r_d := \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto \hat{R}(\nu)\}, I) \quad (\text{E-Mov})$$

$$\frac{R(r_s) = n_1 \quad \hat{R}(\nu) = n_2}{(H, R, r_d := r_s + \nu; I) \longrightarrow (H, R \oplus \{r_d \mapsto n_1 + n_2\}, I)} \quad (\text{E-Add})$$

(The machine is stuck in the second case if  $R(r_s)$  or  $\hat{R}(\nu)$  is not an integer.)



The **conditional jump** instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \quad H(\hat{R}(\nu)) = I'}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \quad (\text{E-IfEq})$$

The **conditional jump** instruction either loads a new instruction sequence or just consumes one instruction.

$$\frac{R(r) = 0 \quad H(\hat{R}(\nu)) = I'}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I')} \quad (\text{E-IfEq})$$

$$\frac{R(r) = n \quad n \neq 0}{(H, R, \text{if } r \text{ jump } \nu; I) \longrightarrow (H, R, I)} \quad (\text{E-IfNeq})$$

(The machine is stuck if  $R(r)$  is not an integer or, in the first case, if  $\hat{R}(\nu)$  is not a label.)

Consider the following simple code:

```
l: r1 := 5;  
   jump r1
```

Consider the following simple code:

```
l:  r1 := 5;  
    jump r1
```

Define instruction sequence  $I = \text{r1} := 5; \text{jump r1}$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{\text{r1} \mapsto 0\}$  we have the evaluation step

$$(H, \{\text{r1} \mapsto 0\}, I) \longrightarrow (H, \{\text{r1} \mapsto 5\}, \text{jump r1})$$

Consider the following simple code:

```
l: r1 := 5;  
   jump r1
```

Define instruction sequence  $I = \text{r1} := 5; \text{jump r1}$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{\text{r1} \mapsto 0\}$  we have the evaluation step

$$(H, \{\text{r1} \mapsto 0\}, I) \longrightarrow (H, \{\text{r1} \mapsto 5\}, \text{jump r1})$$

The machine is now stuck: no further evaluation step is possible because  $\text{r1}$  stores an integer instead of a label.

Consider the following simple code:

```
l : r1 := 5;  
    jump r1
```

Define instruction sequence  $I = r1 := 5; \text{ jump } r1$  and heap  $H = \{l \mapsto I\}$ .

Corresponding to the above code, starting with register file  $R = \{r1 \mapsto 0\}$  we have the evaluation step

$$(H, \{r1 \mapsto 0\}, I) \longrightarrow (H, \{r1 \mapsto 5\}, \text{ jump } r1)$$

The machine is now stuck: no further evaluation step is possible because  $r1$  stores an integer instead of a label.

Hence to filter out such bad programs, we need to introduce **typing rules**.

Initial idea for a TAL-0 typing system: introduce two different types `Int` and `Code` for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : \text{Int}\}$ .

After the instruction `r1 = 5` the register file type remains the same.

Then the second instruction `jump r1` fails to type check because  $\Gamma(r1)$  is `Int` instead of `Code`.

Hence the code is rejected, as desired.

Initial idea for a TAL-0 typing system: introduce two different types `Int` and `Code` for integers and labels.

In the previous example, we will start with the register file type  $\Gamma = \{r1 : \text{Int}\}$ .

After the instruction `r1 = 5` the register file type remains the same.

Then the second instruction `jump r1` fails to type check because  $\Gamma(r1)$  is `Int` instead of `Code`.

Hence the code is rejected, as desired.

Is this idea enough?



Consider the following code:

```
l : r1 := 5;  
    r2 := l';  
    jump r2
```

Label  $l'$  points to some other instruction sequence  $I'$ .

$I = r1 := 5; r2 := l'; \text{jump } r2$  and heap  $H = \{l : I, l' \mapsto I'\}$ .

Should the above code be well-typed? After the first two instructions, the register file type will be  $\{r1 : \text{Int}, r2 : \text{Code}\}$ , as it should be.

Answer: depends on  $I'$ ...

Consider the code

$l'$  : `jump r1`;

Clearly the instruction sequence  $I' = \text{jump } r1$  expects a label in `r1` instead of an integer.

Hence the code at  $l$  is not well-typed.

**Solution:**

With each instruction sequence, associate a register file type that is expected at the beginning of that instruction sequence.

Secondly, enrich the notion of types. Instead of having a simple type `Code` for labels, we have types of the form `Code( $\Gamma$ )` where  $\Gamma$  is a register file type.

We further choose a type **Top** which is the super type of all types.

In the previous example, the instruction sequence  $I'$  will have type

$$\{r1 : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\}\}$$

The instruction sequence  $I'$  expects  $r1$  to contain label to some instruction sequence ( $I$ ) which expects both registers to contain "anything".

The instruction sequence  $I$  has type  $\{r1 : \text{Top}, r2 : \text{Top}\}$ .

After executing the first two instructions of  $I$ , the register file type becomes  $\{r1 : \text{Int}, r2 : \text{Code}\{\dots\}\}$ .

Hence the **jump** instruction doesn't type check.

## The TAL-0 type system

$\tau ::=$  operand types

<b>Int</b>	integers
<b>Code(<math>\Gamma</math>)</b>	labels
<b>Top</b>	”any” type

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
Int	integers	$\{r_1 : \tau_1, \dots, r_k : \tau_k\}$	
Code( $\Gamma$ )	labels	$\Psi ::=$	heap types
Top	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
Int	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
Code( $\Gamma$ )	labels	$\Psi ::=$	heap types
Top	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
<b>Int</b>	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
<b>Code(<math>\Gamma</math>)</b>	labels	$\Psi ::=$	heap types
<b>Top</b>	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$$\Psi, \Gamma \vdash n : \text{Int} \quad (\text{T-Int})$$

## The TAL-0 type system

$\tau ::=$	operand types	$\Gamma ::=$	register file types
<b>Int</b>	integers	$\{r1 : \tau_1, \dots, rk : \tau_k\}$	
<b>Code(<math>\Gamma</math>)</b>	labels	$\Psi ::=$	heap types
<b>Top</b>	"any" type	$\{l_1 : \tau_1, \dots, l_m : \tau_m\}$	

## Typing of operands

### The type judgment

$$\Psi, \Gamma \vdash \nu : \tau$$

means: under heap type  $\Psi$  and register file type  $\Gamma$ , the operand  $\nu$  has type  $\tau$ .

$$\Psi, \Gamma \vdash n : \text{Int} \quad (\text{T-Int}) \qquad \frac{l : \tau \in \Psi}{\Psi, \Gamma \vdash l : \tau} \quad (\text{T-Lab})$$



$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$

$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$
$$\frac{\Psi, \Gamma \vdash \nu : \tau \quad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'} \quad (\text{T-Sub})$$

$$\Psi, \Gamma \vdash r : \Gamma(r) \quad (\text{T-Reg})$$

$$\frac{\Psi, \Gamma \vdash \nu : \tau \quad \tau' \sqsubseteq \tau}{\Psi, \Gamma \vdash \nu : \tau'} \quad (\text{T-Sub})$$

where

$$\tau \sqsubseteq_1 \tau \quad \text{for every } \tau$$

$$\tau \sqsubseteq_1 \text{Top} \quad \text{for every } \tau$$

$$\text{Code}(\Gamma_1) \sqsubseteq \text{Code}(\Gamma_2) \quad \text{iff } \Gamma_1(r) \sqsubseteq_1 \Gamma_2(r) \text{ for every register } r$$

**Top** represents "any" type, hence can be replaced by any type.

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash r_d := \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \tau\}} \text{ (T-Mov)}$$

## Typing of instructions

The type judgment

$$\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2$$

means: under heap type  $\Psi$ , the instruction  $\iota$  modifies the register file type from  $\Gamma_1$  to  $\Gamma_2$ .

$$\frac{\Psi, \Gamma \vdash \nu : \tau}{\Psi \vdash r_d := \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \tau\}} \text{ (T-Mov)}$$

$$\frac{\Psi, \Gamma \vdash r_s : \text{Int} \quad \Psi, \Gamma \vdash \nu : \text{Int}}{\Psi \vdash r_d := r_s + \nu : \Gamma \rightarrow \Gamma \oplus \{r_d : \text{Int}\}} \text{ (T-Add)}$$

The `mov` and `add` instructions modify the type of the destination register.

$$\frac{\Psi, \Gamma \vdash r_s : \text{Int} \quad \Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{if } r_s \text{ jump } \nu : \Gamma \rightarrow \Gamma} \text{ (T-If)}$$

Both branches of the **if** instruction must have the same type.

If the **if** condition fails then the next instruction is executed with register file of type  $\Gamma$ .

If the **if** condition succeeds then the jump should be to some instruction sequence which expects register file type  $\Gamma$ .

## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.



## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{jump } \nu : \text{Code}(\Gamma)} \text{ (T-Jump)}$$

## Typing of instruction sequences

The type judgment

$$\Psi : I : \text{Code}(\Gamma)$$

means: under heap type  $\Psi$ , the instruction sequence  $I$  expects the register file to have type  $\Gamma$  at the beginning.

$$\frac{\Psi, \Gamma \vdash \nu : \text{Code}(\Gamma)}{\Psi \vdash \text{jump } \nu : \text{Code}(\Gamma)} \text{ (T-Jump)}$$

$$\frac{\Psi \vdash \iota : \Gamma_1 \rightarrow \Gamma_2 \quad \Psi \vdash I : \text{Code}(\Gamma_2)}{\Psi \vdash \iota; I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$

## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

\_ means that the register file type is irrelevant here

## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

$\_$  means that the register file type is irrelevant here

$$\frac{\forall l \in \text{dom}(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi} \text{ (T-Heap)}$$

$\text{dom}(\Psi)$  is the set of labels in the domain of  $\Psi$

## Typing of register files, heaps, and machine states

$$\frac{\Psi, \_ \vdash R(r1) : \Gamma(r1) \quad \dots \quad \Psi, \_ \vdash R(rk) : \Gamma(rk)}{\Psi \vdash R : \Gamma} \text{ (T-Regfile)}$$

$\_$  means that the register file type is irrelevant here

$$\frac{\forall l \in \text{dom}(\Psi) \cdot \Psi \vdash H(l) : \Psi(l)}{\vdash H : \Psi} \text{ (T-Heap)}$$

$\text{dom}(\Psi)$  is the set of labels in the domain of  $\Psi$

$$\frac{\vdash H : \Psi \quad \Psi \vdash R : \Gamma \quad \Psi \vdash I : \text{Code}(\Gamma)}{\vdash (H, R, I)} \text{ (T-Mach)}$$

The last judgment means that  $(H, R, I)$  is a well-typed machine.

## Example

$$l : \underbrace{r1 := l; r2 := l'; \text{jump } r2}_I \qquad l' : \underbrace{\text{jump } r1}_{I'}$$

We have the heap  $H = \{l \mapsto I, l' \mapsto I'\}$ .

$$\text{Define heap type } \Psi = \left\{ \begin{array}{l} l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\}, \\ l' : \text{Code}\{r1 : \Psi(l), r2 : \text{Top}\} \end{array} \right\}$$

$$\Gamma_1 = \{r1 : \text{Top}, r2 : \text{Top}\}$$

$$\text{Define register file types } \Gamma_2 = \{r1 : \Psi(l), r2 : \text{Top}\}$$

$$\Gamma_3 = \{r1 : \Psi(l), r2 : \Psi(l')\}$$

claim 1:  $\Psi \vdash I : \text{Code}(\Gamma_1)$

claim 1:  $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \text{ (T-Lab)}$$
$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \text{ (T-Mov)}$$



claim 1:  $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \text{ (T-Lab)}$$
$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \text{ (T-Mov)}$$

$$\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3$$

claim 1:  $\Psi \vdash I : \text{Code}(\Gamma_1)$

$$\frac{l : \text{Code}\{r1 : \text{Top}, r2 : \text{Top}\} \in \Psi}{\Psi, \Gamma_1 \vdash l : \Psi(l)} \quad (\text{T-Lab})$$

$$\frac{\Psi, \Gamma_1 \vdash l : \Psi(l)}{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2} \quad (\text{T-Mov})$$

$$\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3$$

$$\frac{\Psi, \Gamma_3 \vdash r2 : \Psi(l') \quad \text{Code}(\Gamma_3) \sqsubseteq \Psi(l')}{\Psi, \Gamma_3 \vdash r2 : \text{Code}(\Gamma_3)} \quad (\text{T-Sub})$$

$$\frac{\Psi, \Gamma_3 \vdash r2 : \text{Code}(\Gamma_3)}{\Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)} \quad (\text{T-Jump})$$

$$\text{Code}(\Gamma_3) = \text{Code}\{r1 : \Psi(l), \quad r2 : \Psi(l')\}$$

$$\sqsubseteq \Psi(l') = \text{Code}\{r1 : \Psi(l), \quad r2 : \text{Top}\}$$

because  $\Psi(l) \sqsubseteq_1 \Psi(l)$  and  $\Psi(l') \sqsubseteq_1 \text{Top}$ .

$$\frac{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2 \quad \frac{\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3 \quad \Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)}{\Psi \vdash r2 := l'; \text{jump } r2 : \text{Code}(\Gamma_2)} \text{ (T-Seq)}}{\Psi \vdash I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$

This proves **claim 1**.

$$\frac{\Psi \vdash r1 := l : \Gamma_1 \rightarrow \Gamma_2 \quad \frac{\Psi \vdash r2 := l' : \Gamma_2 \rightarrow \Gamma_3 \quad \Psi \vdash \text{jump } r2 : \text{Code}(\Gamma_3)}{\Psi \vdash r2 := l'; \text{jump } r2 : \text{Code}(\Gamma_2)} \text{ (T-Seq)}}{\Psi \vdash I : \text{Code}(\Gamma_1)} \text{ (T-Seq)}$$

This proves claim 1.

claim 2:  $\Psi \vdash I' : \text{Code}(\Gamma_2)$

$$\frac{\Psi, \Gamma_2 \vdash r1 : \Psi(l) \quad \text{Code}(\Gamma_2) \sqsubseteq \Psi(l)}{\Psi, \Gamma_2 \vdash r1 : \text{Code}(\Gamma_2)} \text{ (T-Sub)}$$

$$\frac{\Psi, \Gamma_2 \vdash r1 : \text{Code}(\Gamma_2)}{\Psi \vdash \text{jump } r1 : \text{Code}(\Gamma_2)} \text{ (T-Jump)}$$

## Well typing of the heap

Recall that  $H = \{l \mapsto I, l' \mapsto I'\}$  and  $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$ .

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

## Well typing of the heap

Recall that  $H = \{l \mapsto I, l' \mapsto I'\}$  and  $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$ .

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

## Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

## Well typing of the heap

Recall that  $H = \{l \mapsto I, l' \mapsto I'\}$  and  $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$ .

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

## Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

Define register file type  $\Gamma = \{r1 : \text{Int}, r2 : \text{Int}\}$

## Well typing of the heap

Recall that  $H = \{l \mapsto I, l' \mapsto I'\}$  and  $\Psi = \{l : \text{Code}(\Gamma_1), l' : \text{Code}(\Gamma_2)\}$ .

$$\frac{\begin{array}{c} \vdots \\ \Psi \vdash I : \text{Code}(\Gamma_1) \end{array} \quad \begin{array}{c} \vdots \\ \Psi \vdash I' : \text{Code}(\Gamma_2) \end{array}}{\vdash H : \Psi} \text{ (T-Heap)}$$

## Well typing of register file

Suppose we want to start running the machine with the register file

$$R = \{r1 \mapsto 0, r2 \mapsto 0\}$$

Define register file type  $\Gamma = \{r1 : \text{Int}, r2 : \text{Int}\}$

$$\frac{\frac{}{\Psi, \_ \vdash 0 : \text{Int}} \text{ (T-Int)} \quad \frac{}{\Psi, \_ \vdash 0 : \text{Int}} \text{ (T-Int)}}{\Psi \vdash R : \Gamma} \text{ (TRegfile)}$$



Suppose the initial instruction sequence we want to execute is  $I$ .

We have shown that  $\Psi \vdash I : \text{Code}(\Gamma_1)$  (claim 1).

Similarly we show  $\Psi \vdash I : \text{Code}(\Gamma)$ .

Suppose the initial instruction sequence we want to execute is  $I$ .

We have shown that  $\Psi \vdash I : \text{Code}(\Gamma_1)$  (claim 1).

Similarly we show  $\Psi \vdash I : \text{Code}(\Gamma)$ .

Finally, well typing of the machine

$$\frac{\begin{array}{ccc} \vdots & \vdots & \vdots \\ \vdash H : \Psi & \Psi \vdash R : \Gamma & \Psi \vdash I : \text{Code}(\Gamma) \end{array}}{\vdash (H, R, I)} \text{ (T-Mach)}$$

Following instruction sequences are rejected by our type system.

$l1 : r1 := l2; r2 := r1 + 1; \dots$

$l3 : r1 := 5; \text{jump } r1$

Following instruction sequences are rejected by our type system.

$l1 : r1 := l2; r2 := r1 + 1; \dots$

$l3 : r1 := 5; \text{jump } r1$

- We haven't discussed **how** to check if a machine is well typed. Alternative: use **proof carrying code**.

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r2 := r1 + 1; ...`

`l3 : r1 := 5; jump r1`

- We haven't discussed [how](#) to check if a machine is well typed. Alternative: use [proof carrying code](#).
- It is straightforward to translate TAL-0 programs to code for some [real processor](#).

If the TAL-0 program is well-typed then the translated code will behave properly.

Following instruction sequences are rejected by our type system.

`l1 : r1 := l2; r2 := r1 + 1; ...`

`l3 : r1 := 5; jump r1`

- We haven't discussed [how](#) to check if a machine is well typed. Alternative: use [proof carrying code](#).
- It is straightforward to translate TAL-0 programs to code for some [real processor](#).

If the TAL-0 program is well-typed then the translated code will behave properly.

...for that we of course need to prove type safety for TAL-0 ...

## Type safety for TAL-0

”well typed machines do not get stuck”

Progress: If  $\vdash M$  then there is some  $M'$  such that  $M \rightarrow M'$ .

Preservation: If  $\vdash M$  and  $M \rightarrow M'$  then  $\vdash M'$ .